INTRODUCTION
Most power system problems such as load flow, state estimStion, m i e n t stabihty, etc. require @ve solution of a set of sparse liear equations of the form
Ax=b
(1)
The st.nderd prooedun for solving these equat~ons consists of two main phases: f&d" of the coefficient matric A into LDLT fimn, and f -substiMions (FBS) . Although the heavy canputational d o r t associated with such repetitive solutions has been greatly reduced by using sparse matrix techniques, it is still very time anWming. Recent developments in computer technology suggest that fiutber reductions in computatron time may be achieved through vector processing. However, standard sparsity-based alg"s used in power system applications need to be restructured for efficient vectorization due to extremely short vectors processed Vector processing achieves unprovement m system through-put by exploiting p i p e l i g . To achieve p i p e l i g an operation is divided into a sequence of substasks, each of which is executed by a specialized hardware stage that operates wncurrently with other stages in the pipeline. Successive tasks are streamed into the pipe and executed in an overlapped fashion at the subtask level In FORTRAN, pipelining can be exploited during the execution of DOloops. Vectorizing compilers convert each vectorizable DO-loop into a loop consisting of vector instructions. Each vector instruction is associated with a start-up time over-head which corresponds to the time required for the initiation of the vector instruction execution, plus the time needed to fill the pipeline.
Hence, Optimizing an application for a vector computa involves arranghg the data structum and the algorithm to produce long vectorizable DO-loops. Vectors proassed during the execution of a vedoriuble DO-loop may be of any length that will fit in storage. However, each vedor computer is identitied with a sedion-size K which denotes the length of the vector registas in that wmputer. For example, K=128 in IBM 3090NF. Vectors of length pais than K are sedioned, and only K elements are praoessed at a time, except for the last section which may be shorter than K. Vectorizing compilers g e n a a moning loop for each vcdorizable DO-loop. Hence, each section is associated with an ovaall M -u p time overhead which is equal to the sum of the start-up time overheads of the individual vector instructions in the sectioning loop.
Vector computm provide the chaining facility to further improve the performance of p i p e l i g . Chaining allows the execution of two suwessive vector instructions to be overlapped whae vector elements produced by as the results of one khuction pipeline are passed on-the fly to a subsequent iwhuction pipeline which needs them as operand elements 
VMTORIZATION OF FBS
In this section, the implementation of the waoriution approlchea proposed 
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DO j=PP (i). PP(i+l)-I ENDDO DO j=PP(i). PP(i+I)-1 ENDDO WVR(i)=WV(i)xBV(ClX())
BV(RIXO)=BV(RIX(i))+WVR(i)
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13 I I1 13 I2 13 I .- DO-loops (7.a) and (7.b) perfom the multiplication and addition operations involved in each sparse matrix-vector product in (6. 21). respectively. The DOloop structure of the BS phsse can easily be obtained by interchanging CIX with R I S in (7). In the FS (BS) phase, the addition DO-loop (7.b) is not vectorized by the compiler because of the possible recurrent indices in the RIX (CIS) may. Hence. only multiplications involved in the FBS phase are vectorized in this scheme, which will be referred to as GB here&.
The DO-loop (7.a) is vedorized on IBM 3090NF by the following sequmce of vector instructions: VL (Vector Load). VLID (Vector Load Indirrct), VM (VeczOr Multiply) and VST (Vector Store). The overall computational complexity of the veaorized 'multiplication operations involved in FS and BS phases is 10M + 8 4 where S is the total number of padition-basis sections in W array and \ is the start-up time overhead. The addiiion 
BV(RIXRF(j))=BV(RIXRF(j))+WV(j)xBV(CIX(j))
(9.4 The compound DO-loop (9.a) contains two types of apparent dependencies.
BV(RRIX(r))=Bv)RRIX(r))+BV(N+r)
The first is through indexing of the BV array by the RIXRF vector in both sides of (9.a). This dependence does not comtitute any problem since RIXRF is a partition-wise recurrence-ffee array. The second type is through the use of the indices of the RIXRF and CIX arrays as pointers to the elements of the BV array in opposite sides of (9.a). Fo~tunately, all row indices associated with non-zero elements in each level are strictly greater than all column indices associated with those elements. That is, there is no level-basis recurrence between RIXRF and ClX arrays. Hence, the latter type of recurrences can be avoided by adopting level-wise partitioning. Consequently, the compiler can safely be vectorize DO-loop (9.a) to achieve chaining.
The compund DO-loop (9.a) is implemented on IBM 3090NF by the following sequence of vector inshuctions: VLID (Vector Load InDirect), VL (Vector had), VLID (Vector Load Indirect), VMAD (Vector Multiply and ADd), VSTID (Vector STore I n D i i ) . In the I-th iteration, this vectorized loop requires 9ml+ 6S& machine cycles. The overall computation complexity ofthe FS and BS phases is 18M + 12Sts machine cycles. The proposed scheme eliminates the need for using the tempotary real array WVR through chaining However, the length of the BV array is increased by R. Table 1 illustrates the storage and computational complexity of the proposed scheme PR compared with GB and OR schemes. Storage complexities are given in terms of words and they denote the asymptotic complexities.
Computational vector complexities b o t e the total number of machine cycles requred to execute the vectorized operations. Computational scalar complexities are given in terms of the total number of scalar additions required by each scheme. 
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Note that, the computational vector complexities of both Granelli's and the propod scheme are approximately twice that of Gomez's scheme. Hence both Granelli's and the proposed schemes are expected to yield better performances than Gomez's scheme ifR<2M.
The proposed scheme PR achieves substantial performance improvement in vectoriZation over scheme GR through chaining. For example, on IBM 3090NF, PR reduces the number of delivery cycles by I8 % and start-up time overhead by 25 s/a Chaining achieves this performance increase by avoiding the store and load operations for multiplication results. In the scalar DO-loap (9.b) of the proposed scheme, extended locations of the BV array are accessed in an orderly fashion for processing recurrent elements. However, in the scalar Wloop (8.b) of GR scheme, WVR array is accessed indirectly with addresses specified by the elements of the RRIXIX array. Thus, the scalar performance of the proposed scheme is also expected to be slightly b e t k than that of GR scheme in processing the recurrent elements.
The Last Partition
In partitioned scheme W, it is not mandatory for elements in a partition to be picked from the same level in the FPG. Nevertheless, adopting level-wise pattitioning prevents cross recurrences between RIXRF and ClX (CKRF and RE) during the FS (BS) phase in , and hence, substantially reduces the total number of redundant scalar additions. In general, initial levels of the FPG already consist of long vectors enabling efficient vectorization. On the contrary, levels towards the bottom of the tree contain short vectors with large recurrence ratios. Hence, the relative advantages of GR and PR over GB decline in those levels. In this work, we gaiher those last levels into a single multi-level last partition. This last partition concept is also discussed for efficient psrallelization in 161. Adopting multi-level last partition enables a considerably long vector but results in a substantially large number of mmences. Therefore, in the last partition, we have chosen to utilize scheme GB which vectorizes only the multiplication operations and avoids redundant addition operations. The last partition approach is adopted in all FBS vectotiZation schemes discussed in this paper.
Intra-/Inter-Section Recurrences Consider a multi-section level with m non-zero elements, so that the number of sections, s=lm/kl>l. The vector facility creates a sectioning loop which iterates s times to vectorize DO-loop (8.a). In different iterations of the sectioning loop, elements belonging to different sections of R E R F (CIXRF) will be used as address pointas to access the elements of the BV array. So, recurrences in RIX and ClX can be classified as in -section which are the recurrencs between merent sections whereas intra-$ion recurrences are the recurrences within the same section. Inter-section recurrences do not have any potential to yield in& results since they are procped in different iterations of the sectioning loop. Hence, only intra-sectioh recurrences should be considered while generating the RIXRF and CIXRF arrays.
Here, we propose an efficient round-robin re-ordering algorithm which exploits this intra-section recurrence concept to minimize the number of redundant scalar operations. The proposed algorithm collects (in linear time) the n o n -m elements with the same row (column) indices in a level and scatters them to the successive sections of that level in a modular sequence for the FS (BS) phase. During this re-ordering p r -, i-th appearances of a recumnt row (column) index in different sections of the RIXRF (CIXRF) array are replaced by the same extended BV location index N+r+i-1 for i>l. Note that, first'apperances of a recurrent index in different sections remain unchanged. The number of extended BV location, assignments for a " r e n t index detamines tbe number of redundant scalar addition operations associated with that index Hence, this scheme reduces the number of scalar additions required for a tecumnt index ix with recumnce degree dix fiwn dix -1 of PR scheme to fdi#l-l in a level with s sections. The proposed algorithm c o n c u m n t l y m & t h e mysrequiredto maintain unavoidable recurrences Figure 3(a) , the last n o & m elemant of tbe previous column c-1 is assumed to be assigned to the first section with local indcx 40.
Shaded portions in Fig. 3(a) denote the IOCrtioas already l o u t e d by the round-robin algoahm for the non-zero elements ofthe previous columns in that partition. As seen in Fig3(4, the popoeed scheme assigns recumnt elancnts to different d o n s , in a round-robin fashion, to minimize the number of intrasection rewrrences in the IUX (CDI) array. All first " a c e s associated with the same index in diEerent d o n s can be assigned the SMIC extended B d m can be asignedwiththe sune extended B locatiorrp. The poposed reordering a l g " easily detcds multi-intradon recumnces aswell. Figure  3@) illusrrates this concept for the allocation instMce g i m in Fig 3(a) . The number of scalar additions required for the fecumnt column index c is reduced &om 2 in Fig. 3(a) to 1 in Fig. 3@ ). 
EXPERIMENTAL RESULTS
In this section, relative performances of the proposed and existing v e d o d i o n algorithms are tested for the solution phase of IEEE-118 standard power network and four synthetically generated larger networks with 354, 590, 1180 and 1770 buses. Table 2 shows the structural properties of the inverse-factor partition matrices for B' of the sample networks. We have adopted level-wise partitioning (except the last partition) to benefit fiom chaining in the FS and BS phases of the proposed vectorization algorithms. MLMD ordering scheme is used to obtain longer vectors by decreasing the number of levels. In Table 2 , Mf denotes the percent increase in level-wise partitioned W fillins introduced by MLMD ordering with multi-level last partition instead of MD ordering. Table 2 shows that the adopted partitioning scheme introduces roughly 10 % fill-in increase for the sake of efficient vectorization. In the same table, nl and n, , denote the number of levels and partitions, respectively.
The total amount of start-up time overhead is proportional to the number of sections processed. Note that, the same number of Sections is pcessed in both FS and BS phasese. EXperi"ta1 results show that vectorizable Do-loops of length shorter than some critical number yield bater performance if executed in scalar mode rather than vector mode. C u m t implementation detects last sections shorter than 20 and enforce them to scalar execution. In this work, level-wise vector lengths are checked against this critical number (20), starting h m the fust level towards the last one until a v&r of smaller length is encountered. Then, the current level and the rest are included in the last partition 
